




N-Channel and P-Channel Complementary MOSFET


Top View

Bottom View
DFN3333-8L


Product Summary

NMOS

- V_{DS} 100V
- I_D 10A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) $<115m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $<125m\Omega$
- 100% EAS Tested

PMOS

- V_{DS} -100V
- I_D -5.5A
- $R_{DS(ON)}$ (at $V_{GS}=-10V$) $<325m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=-4.5V$) $<350m\Omega$
- 100% EAS Tested

General Description

- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- DC FAN
- Switching
- Motor drives

■ Absolute Maximum Ratings

Parameter	Conditions			Symbol	NMOS	PMOS	Unit	
Drain-source Voltage				V_{DS}	100	-100	V	
Gate-source Voltage				V_{GS}	± 20	± 20	V	
Continuous Drain Current (Note 1,2)	Steady-State	$T_A=25^\circ C$	NMOS: $V_{GS}=10V$	I_D	2.4	-1.5	A	
			PMOS: $V_{GS}=-10V$		1.5	-0.9		
	Steady-State	$T_A=100^\circ C$	NMOS: $V_{GS}=10V$		10	-5.5		
			PMOS: $V_{GS}=-10V$		6.3	-3.4		
Pulsed Drain Current	$T_C=25^\circ C, t_p=100\mu s$			I_{DM}	30	-18		
Maximum Body-Diode Continuous Current	$T_C=25^\circ C$			I_S	10	-5.5		
Avalanche energy	NMOS: $T_J=25^\circ C, V_G=10V, R_G=25\Omega, L=0.5mH, I_{AS}=8A$			EAS	8	6.1	mJ	
	PMOS: $T_J=25^\circ C, V_G=-10V, R_G=25\Omega, L=0.5mH, I_{AS}=-7A$							
Total Power Dissipation (Note 1,2)	Steady-State	$T_A=25^\circ C$		P_D	1.66	1.66	W	
		$T_A=100^\circ C$			0.66	0.66		
Total Power Dissipation (Note 1,3)	Steady-State	$T_C=25^\circ C$			31	24		
		$T_C=100^\circ C$			12.5	9.6		
Junction and Storage Temperature Range				T_J, T_{STG}	-55~+150	-55~+150	°C	



YJQ115NP10AJ

■ Thermal resistance

Parameter	Symbol	NMOS		PMOS		Units
		Typ	Max	Typ	Max	
Thermal Resistance Junction-to-Ambient (Note 2)	R _{θJA}	-	75	-	75	°C/W
Thermal Resistance Junction-to-Case	R _{θJC}	-	4	-	5.2	

■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJQ115NP10AJ	F1	115NP10A	5000	10000	100000	13" reel

■ NMOS Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D =250μA, T _j =25°C	100	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V, V _{GS} =0V, T _j =25°C	-	-	1	μA
		V _{DS} =100V, V _{GS} =0V, T _j =150°C	-	-	100	
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} =0V, T _j =25°C	-	-	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D =250μA, T _j =25°C	1.3	1.8	2.3	V
Static Drain-Source On-Resistance	R _{DS(on)}	V _{GS} =10V, I _D =10A, T _j =25°C	-	87	115	mΩ
		V _{GS} =4.5V, I _D =5A, T _j =25°C	-	88	125	
Diode Forward Voltage	V _{SD}	I _S =10A, V _{GS} =0V, T _j =25°C	-	0.9	1.2	V
Gate resistance	R _G	f=1MHz, T _j =25°C	-	1.7	-	Ω
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{DS} =50V, V _{GS} =0V, f=1MHz, T _j =25°C	-	851	-	pF
Output Capacitance	C _{oss}		-	30	-	
Reverse Transfer Capacitance	C _{rss}		-	28	-	
Switching Parameters						
Total Gate Charge	Q _g	V _{GS} =10V, V _{DS} =50V, I _D =10A, T _j =25°C	-	23	-	nC
Gate-Source Charge	Q _{gs}		-	2.8	-	
Gate-Drain Charge	Q _{gd}		-	6.7	-	
Reverse Recovery Charge	Q _{rr}	I _F =10A, di/dt=100A/us, V _{GS} =0V, V _R =50V, T _j =25°C	-	37	-	nC
Reverse Recovery Time	t _{rr}		-	32	-	
Turn-on Delay Time	t _{D(on)}		-	8.5	-	
Turn-on Rise Time	t _r	V _{GS} =10V, V _{DS} =50V, I _D =10A, R _L =5Ω, R _{GEN} =2.2Ω, T _j =25°C	-	20	-	ns
Turn-off Delay Time	t _{D(off)}		-	21	-	
Turn-off fall Time	t _f		-	2.2	-	



■ PMOS Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=-250\mu A, Tj=25^\circ C$	-100	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-100V, V_{GS}=0V, Tj=25^\circ C$	-	-	-1	μA
		$V_{DS}=-100V, V_{GS}=0V, Tj=150^\circ C$	-	-	-100	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V, Tj=25^\circ C$	-	-	± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A, Tj=25^\circ C$	-1	-1.5	-2	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS}=-10V, I_D=-5A, Tj=25^\circ C$	-	250	325	$m\Omega$
		$V_{GS}=-4.5V, I_D=-3A, Tj=25^\circ C$	-	260	350	
Diode Forward Voltage	V_{SD}	$I_S=5A, V_{GS}=0V, Tj=25^\circ C$	-	-	-1.2	V
Gate resistance	R_G	f=1MHz, Tj=25°C	-	5	-	Ω
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{DS}=-50V, V_{GS}=0V, f=1MHz, Tj=25^\circ C$	-	949	-	pF
Output Capacitance	C_{oss}		-	24	-	
Reverse Transfer Capacitance	C_{rss}		-	21	-	
Switching Parameters						
Total Gate Charge	Q_g	$V_{GS}=-10V, V_{DS}=-50V, I_D=-5A, Tj=25^\circ C$	-	18.4	-	nC
Gate-Source Charge	Q_{gs}		-	1.4	-	
Gate-Drain Charge	Q_{gd}		-	2.2	-	
Reverse Recovery Charge	Q_{rr}	$I_F=-5A, di/dt=100A/us, V_{GS}=0V, V_R=-50V, Tj=25^\circ C$	-	48.7	-	nC
Reverse Recovery Time	t_{rr}		-	28.4	-	ns
Turn-on Delay Time	$t_{D(on)}$	$V_{GS}=-10V, V_{DS}=-50V, I_D=-5A, R_L=10\Omega, R_{GEN}=2.7\Omega, Tj=25^\circ C$	-	7	-	ns
Turn-on Rise Time	t_r		-	32.4	-	
Turn-off Delay Time	$t_{D(off)}$		-	26.2	-	
Turn-off fall Time	t_f		-	6.4	-	

Note:

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- The value of $R_{\theta JA}$ is measured with the device mounted on the 40mm*40mm*1.1mm single layer FR-4 PCB board with 1 in² pad of 2oz. Copper, in the still air environment with TA =25°C. The maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
- Thermal resistance from junction to soldering point (on the exposed drain pad).



YJQ115NP10AJ

■ NMOS Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics; typical values




Figure 2. Transfer Characteristics; typical values




Figure 3. Capacitance Characteristics; typical values




Figure 4. Gate Charge; typical values




Figure 5. On-Resistance vs Gate to Source Voltage; typical values




Figure 6. Normalized On-Resistance




Figure 7. $R_{DS(on)}$ VS Drain Current; typical values




Figure 8. Forward characteristics of reverse diode; typical values




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

■ PMOS Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics; typical values




Figure 2. Transfer Characteristics; typical values




Figure 3. Capacitance Characteristics; typical values




Figure 4. Gate Charge; typical values



YJQ115NP10AJ





Figure 5. On-Resistance vs Gate to Source Voltage; typical values

Figure 6. Normalized On-Resistance





Figure 7. RDS(on) VS Drain Current; typical values

Figure 8. Forward characteristics of reverse diode; typical values





Figure 9. Normalized breakdown voltage

Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance








Figure 14. Safe Operation Area



■ DFN3333-8L-B-0.8MM Package information




SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	3.15	3.25	3.35
E	3.15	3.25	3.35
A	0.70	0.80	0.90
A1		0.20	BSC
A2			0.10
D1	0.90	1.00	1.10
E1	1.75	1.85	1.95
E2	2.175	2.275	2.375
L1	0.325	0.425	0.525
L2		0.325	BSC
L3		0.200	BSC
L4		1.570	BSC
b	0.20	0.30	0.40
e		0.65	BSC
b1		0.35	REF

Top View
正面视图Bottom View
背面视图Side View
侧面视图Suggested Solder Pad Layout
Top View

Note:

1. Controlling dimension: in millimeters.
2. General tolerance: ± 0.10 mm.
3. The pad layout is for reference purposes only.

**■Marking****Note:**

1. All marking is at middle of the product body
2. All marking is in laser printing
3. 115NP10A is marking code, YYWW is date code, "YY" is year, "WW" is week
4. Body color: Black



Disclaimer

The information presented in this document is for reference only. Yangzhou Yangjie Electronic Technology Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), Yangjie or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use or sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.21yangjie.com>, or consult your nearest Yangjie's sales office for further assistance.