






N-Channel and P-Channel Complementary MOSFET



DFN3333-8L



Product Summary

NMOS

- V_{DS} 40V
- I_D 24A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) $<16m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $<21m\Omega$

PMOS

- V_{DS} -40V
- I_D -18A
- $R_{DS(ON)}$ (at $V_{GS}=-10V$) $<29m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=-4.5V$) $<41m\Omega$
- 100% EAS Tested

General Description

- Trench Power LV MOSFET technology
- High density cell design for low $R_{DS(ON)}$
- High Speed switching
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- Wireless charger
- Load switching
- Power management

Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter		Symbol	NMOS	PMOS	Unit
Drain-source Voltage		V_{DS}	40	-40	V
Gate-source Voltage		V_{GS}	± 20	± 20	V
Drain Current	$T_A=25^\circ C$	I_D	7	-5	A
	$T_A=100^\circ C$		4	-3	
	$T_C=25^\circ C$		24	-18	
	$T_C=100^\circ C$		15	-11	
Pulsed Drain Current ^A		I_{DM}	96	-72	A
Avalanche energy ^B		EAS	6.25	6.25	mJ
Total Power Dissipation ^C	$T_A=25^\circ C$	P_D	1.6	1.6	W
	$T_A=100^\circ C$		0.6	0.6	
	$T_C=25^\circ C$		18.9	19.5	
	$T_C=100^\circ C$		7.5	7.8	
Junction and Storage Temperature Range		T_J, T_{STG}	-55~+150	-55~+150	°C

Thermal resistance

Parameter	Symbol	NMOS		PMOS		Units
		Typ	Max	Typ	Max	
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	60	75	60	75	°C/W
Thermal Resistance Junction-to-Case		5.5	6.6	5.3	6.4	

Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJQ016NP04A	F1	Q016NP04A	5000	10000	100000	13" reel



YJQ016NP04A

■ NMOS Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	40	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=40\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
		$V_{\text{DS}}=40\text{V}, V_{\text{GS}}=0\text{V}, T_J=150^\circ\text{C}$	-	-	100	
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0	1.5	2.0	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=15\text{A}$	-	11.5	16	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=8\text{A}$	-	15	21	
Diode Forward Voltage	V_{SD}	$I_{\text{S}}=15\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
Gate resistance	R_{G}	$f=1\text{MHz}$	-	3	-	Ω
Maximum Body-Diode Continuous Current	I_{S}		-	-	24	A
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	-	965	-	pF
Output Capacitance	C_{oss}		-	96	-	
Reverse Transfer Capacitance	C_{rss}		-	85	-	
Switching Parameters						
Total Gate Charge	Q_{g}	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=20\text{V}, I_{\text{D}}=15\text{A}$	-	21.4	-	nC
Gate-Source Charge	Q_{gs}		-	3.4	-	
Gate-Drain Charge	Q_{gd}		-	5	-	
Reverse Recovery Charge	Q_{rr}	$I_{\text{F}}=15\text{A}, \text{di}/\text{dt}=100\text{A}/\text{us}$	-	6.3	-	nC
Reverse Recovery Time	t_{rr}		-	11.7	-	ns
Turn-on Delay Time	$t_{\text{D(on)}}$	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=20\text{V}, I_{\text{D}}=15\text{A}$ $R_{\text{GEN}}=2.2\Omega$	-	7.8	-	ns
Turn-on Rise Time	t_{r}		-	143	-	
Turn-off Delay Time	$t_{\text{D(off)}}$		-	25.6	-	
Turn-off fall Time	t_{f}		-	5.2	-	



YJQ016NP04A

■ PMOS Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-40	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=-40\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-1	μA
		$V_{\text{DS}}=-40\text{V}, V_{\text{GS}}=0\text{V}, T_J=150^\circ\text{C}$	-	-	-100	
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-1.1	-1.6	-2.1	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-15\text{A}$	-	22	29	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-8\text{A}$	-	30	41	
Diode Forward Voltage	V_{SD}	$I_{\text{S}}=-15\text{A}, V_{\text{GS}}=0\text{V}$	-	-	-1.2	V
Gate resistance	R_{G}	$f=1\text{MHz}$	-	16	-	Ω
Maximum Body-Diode Continuous Current	I_{S}		-	-	-18	A
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{DS}}=-20\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	-	1225	-	pF
Output Capacitance	C_{oss}		-	120	-	
Reverse Transfer Capacitance	C_{rss}		-	110	-	
Switching Parameters						
Total Gate Charge	Q_{g}	$V_{\text{GS}}=-10\text{V}, V_{\text{DS}}=-20\text{V}, I_{\text{D}}=-15\text{A}$	-	27	-	nC
Gate-Source Charge	Q_{gs}		-	2.5	-	
Gate-Drain Charge	Q_{gd}		-	4.2	-	
Reverse Recovery Charge	Q_{rr}	$I_{\text{F}}=-15\text{A}, \text{di}/\text{dt}=100\text{A}/\text{us}$	-	20	-	nC
Reverse Recovery Time	t_{rr}		-	21	-	ns
Turn-on Delay Time	$t_{\text{D}(\text{on})}$	$V_{\text{GS}}=-10\text{V}, V_{\text{DD}}=-20\text{V}, I_{\text{D}}=-15\text{A}$ $R_{\text{GEN}}=2.2\Omega$	-	7.7	-	ns
Turn-on Rise Time	t_{r}		-	106.7	-	
Turn-off Delay Time	$t_{\text{D}(\text{off})}$		-	68.3	-	
Turn-off fall Time	t_{f}		-	37.6	-	

- A. Repetitive rating; pulse width limited by max. junction temperature.
- B. NMOS: $T_J=25^\circ\text{C}$, $V_{\text{GS}}=10\text{V}$, $R_{\text{G}}=25\Omega$, $L=0.5\text{mH}$, $\text{IAS}=5\text{A}$.
PMOS: $T_J=25^\circ\text{C}$, $V_{\text{GS}}=-10\text{V}$, $R_{\text{G}}=25\Omega$, $L=0.5\text{mH}$, $\text{IAS}=-5\text{A}$.
- C. P_d is based on max. junction temperature, using junction-case and junction-ambient thermal resistance.
- D. The value of $R_{\theta,\text{JA}}$ is measured with the device mounted on the 40mm*40mm*1.1mm FR-4 PCB board with 1 in² pad of 2oz. Copper, in the still air environment with $\text{TA}=25^\circ\text{C}$. The maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.







■ NMOS Typical Electrical and Thermal Characteristics Diagrams


Figure 5. On-Resistance VS Gate to Source Voltage

Figure 6. Normalized On- Resistance




Figure 7. RDS(on) VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

■ PMOS Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance




Figure 7. $R_{DS(on)}$ VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance








Figure 14. Safe Operation Area



■ DFN3333-8L-B-0.8MM Package information



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	3.15	3.25	3.35
E	3.15	3.25	3.35
A	0.70	0.80	0.90
A1		0.20 BSC	
A2			0.10
D1	0.90	1.00	1.10
E1	1.75	1.85	1.95
E2	2.175	2.275	2.375
L1	0.325	0.425	0.525
L2		0.325 BSC	
L3		0.200 BSC	
L4		1.570 BSC	
b	0.20	0.30	0.40
e		0.65 BSC	
b1		0.35 REF	

Top View
正面视图Bottom View
背面视图Side View
侧面视图Suggested Solder Pad Layout
Top View

Note:

1. Controlling dimension:in millimeters.
2. General tolerance: $\pm 0.10\text{mm}$.
3. The pad layout is for reference purposes only.



Disclaimer

The information presented in this document is for reference only. Yangzhou Yangjie Electronic Technology Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), Yangjie or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use or sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.21yangjie.com>, or consult your nearest Yangjie's sales office for further assistance.