





N-Channel and P-Channel Complementary MOSFET




Top View



Bottom View

DFN5060-8L



Product Summary

NMOS

- V_{DS} 100V
- I_D 25A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) $<26m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=6V$) $<27m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $<30m\Omega$

PMOS

- V_{DS} -100V
- I_D -12A
- $R_{DS(ON)}$ (at $V_{GS}=-10V$) $<120m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=-6V$) $<125m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=-4.5V$) $<130m\Omega$

General Description

- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- Moisture Sensitivity Level 3
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- Load switching
- Hard switched and high frequency circuits
- Uninterruptible power supply

Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	NMOS	PMOS	Unit
Drain-source Voltage	V_{DS}	100	-100	V
Gate-source Voltage	V_{GS}	± 20	± 20	V
Drain Current	I_D	5	2.5	A
		3	1.6	
		25	-12	
		15	-7	
Pulsed Drain Current ^A	I_{DM}	80	-40	A
Avalanche energy ^B	EAS	64	72	mJ
Total Power Dissipation ^C	P_D	2	1.5	W
		0.8	0.6	
		62	42	
		25	16	
Junction and Storage Temperature Range	T_J, T_{STG}	-55~+150	-55~+150	°C

Thermal resistance

Parameter	Symbol	NMOS		PMOS		Units
		Typ	Max	Typ	Max	
Thermal Resistance Junction-to-Ambient ^D	$R_{\theta JA}$	50	60	65	80	°C/W
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	1.5	2	2.5	3	

Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
YJG12NP10A	F1	YJG12NP10A	5000	10000	100000	13" reel



YJG12NP10A

RECOMMEND
[YJG12NP10B](#)
FOR NEW DESIGN

■ NMOS Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
		$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}, T_J=150^\circ\text{C}$	-	-	100	
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.2	1.7	2.5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=25\text{A}$	-	19	26	$\text{m}\Omega$
		$V_{\text{GS}}=6\text{V}, I_{\text{D}}=10\text{A}$	-	21	27	
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=5\text{A}$	-	22	30	
Diode Forward Voltage	V_{SD}	$I_{\text{S}}=25\text{A}, V_{\text{GS}}=0\text{V}$	-	0.9	1.3	V
Gate resistance	R_{G}	f=1MHz, Open drain	-	1.5	-	Ω
Maximum Body-Diode Continuous Current	I_{S}		-	-	25	A
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{DS}}=50\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	-	1200	-	pF
Output Capacitance	C_{oss}		-	400	-	
Reverse Transfer Capacitance	C_{rss}		-	10	-	
Switching Parameters						
Total Gate Charge	Q_{g}	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=50\text{V}, I_{\text{D}}=12.5\text{A}$	-	32	-	nC
Gate-Source Charge	Q_{gs}		-	11	-	
Gate-Drain Charge	Q_{gd}		-	5	-	
Reverse Recovery Charge	Q_{rr}	$I_{\text{F}}=12.5\text{A}, di/dt=100\text{A}/\mu\text{s}$	-	85	-	nC
Reverse Recovery Time	t_{rr}		-	52	-	
Turn-on Delay Time	$t_{\text{D(on)}}$		-	50	-	ns
Turn-on Rise Time	t_{r}	$V_{\text{GS}}=10\text{V}, V_{\text{DD}}=50\text{V}, I_{\text{D}}=12.5\text{A}$ $R_{\text{GEN}}=2.2\Omega$	-	15	-	
Turn-off Delay Time	$t_{\text{D(off)}}$		-	70	-	
Turn-off fall Time	t_{f}		-	20	-	

■ PMOS Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-100	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=-100\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-1	μA
		$V_{\text{DS}}=-100\text{V}, V_{\text{GS}}=0\text{V}, T_J=150^\circ\text{C}$	-	-	-100	
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA



YJG12NP10A

RECOMMEND
YJG12NP10B
FOR NEW DESIGN

Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = -250\mu A$	-1.2	-1.7	-2.5	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = -10V$, $I_D = -12A$	-	90	120	mΩ
		$V_{GS} = -6V$, $I_D = -6A$		93	125	
		$V_{GS} = -4.5V$, $I_D = -3A$	-	98	130	
Diode Forward Voltage	V_{SD}	$I_S = -12A$, $V_{GS} = 0V$	-	-0.9	-1.2	V
Gate resistance	R_G	f=1MHz, Open drain	-	10	-	Ω
Maximum Body-Diode Continuous Current	I_S		-	-	-12	A
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{DS} = -50V$, $V_{GS} = 0V$, f=1MHz	-	1100	-	pF
Output Capacitance	C_{oss}		-	110	-	
Reverse Transfer Capacitance	C_{rss}		-	10	-	
Switching Parameters						
Total Gate Charge	Q_g	$V_{GS} = -10V$, $V_{DS} = -50V$, $I_D = -6A$	-	20	-	nC
Gate-Source Charge	Q_{gs}		-	4	-	
Gate-Drain Charge	Q_{gd}		-	4.5	-	
Reverse Recovery Charge	Q_{rr}	$I_F = -6A$, di/dt=100A/us	-	140	-	nC
Reverse Recovery Time	t_{rr}		-	70	-	ns
Turn-on Delay Time	$t_{D(on)}$		-	10	-	ns
Turn-on Rise Time	t_r	$V_{GS} = -10V$, $V_{DD} = -50V$, $I_D = -6A$ RGEN=2.2Ω	-	30	-	
Turn-off Delay Time	$t_{D(off)}$		-	77	-	
Turn-off fall Time	t_f		-	80	-	

- A. Repetitive rating; pulse width limited by max. junction temperature.
 B. NMOS: $T_J = 25^\circ C$, $V_{DD} = 50V$, $V_G = 10V$, $R_G = 25\Omega$, $L = 0.5mH$, $I_{AS} = 16A$.
 PMOS: $T_J = 25^\circ C$, $V_{DD} = -50V$, $V_G = -10V$, $R_G = 25\Omega$, $L = 0.5mH$, $I_{AS} = -17A$.
 C. P_d is based on max. junction temperature, using junction-case thermal resistance.
 D. The value of $R_{\theta JA}$ is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in the still air environment with $T_A = 25^\circ C$.
 The maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.



■ NMOS Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance



YJG12NP10A



RECOMMEND
YJG12NP10B
FOR NEW DESIGNFigure 7. $R_{DS(on)}$ VS Drain Current

Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

■ PMOS Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge



YJG12NP10A

RECOMMEND
YJG12NP10B
FOR NEW DESIGN




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance




Figure 7. R_DS(on) VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage



YJG12NP10A



RECOMMEND
YJG12NP10B
FOR NEW DESIGN

Figure 11. Current dissipation



: Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance







Figure 14. Safe Operation Area




■ DFN5060-8L Package information

Top View
正面视图Bottom View
背面视图Side View
侧面视图

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	4.90	5.00	5.10
E	5.90	6.00	6.10
A	0.70	0.80	0.90
A1		0.20 BSC	
A2			0.10
D1	1.60	1.70	1.80
E1	3.65	3.75	3.85
L1	0.45	0.55	0.65
L2		0.80 BSC	
b	0.30	0.40	0.50
e		1.27 BSC	

Note:

- Controlling dimension:in millimeters.
- General tolerance: $\pm 0.10\text{mm}$.
- The pad layout is for reference purposes only.

Suggested Solder Pad Layout
Top View



Disclaimer

The information presented in this document is for reference only. Yangzhou Yangjie Electronic Technology Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), Yangjie or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use or sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.21yangjie.com>, or consult your nearest Yangjie's sales office for further assistance.

NOT RECOMMENDED
FOR NEW DESIGN